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Patterned backgating using single-sided mask aligners: application to density-matched
electron-hole bilayers
A.F. Croxall, K. Das Gupta,∗ C.A.Nicoll, M. Thangaraj, I. Farrer, D. A. Ritchie, and M. Pepper
Cavendish Laboratory, University of Cambridge, J.J. Thomson Avenue, Cambridge CB3 0HE, UK.
We report our work on fabricating lithographically aligned patterned backgates on thin (50-
60µm) III-V semiconductor samples using single sided mask aligners only. Along with this we
also present a way to photograph both sides of a thin patterned chip using inexpensive infra-red
light emitting diodes (LED) and an inexpensive (consumer) digital camera. A robust method of
contacting both sides of a sample using an ultrasonic bonder is described. In addition we present
a mathematical model to analyse the variation of the electrochemical potential through the doped
layers and heterojunctions that are normally present in most GaAs based devices. We utilise the
technique and the estimates from our model to fabricate an electron-hole bilayer device in which each
layer is separately contacted and has tunable densities. The electron and hole layers are separated
by barriers either 25 or 15nm wide. In both cases, the densities can be matched by using appropriate
bias voltages.
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I. INTRODUCTION
Patterned backgating is a critical step in the processing
of a large class of devices that use double quantum well
structures,[1] or where manipulation of the shape and po-
sition of the wavefunction at a heterointerface is envis-
aged [2]. It is also of importance in devices where the top
surface needs to remain non-metallised for STM/AFM or
optical studies [3]. Investigation of surface states of semi-
conductors also requires a metal-free top surface, with
a backgate to change densities when required[4]. Back-
gates can be either lithographically aligned to topside
features using mask-aligners with double (bottom) side
alignment capability or patterned in-situ during wafer-
growth by using Focused Ion-Beam (FIB) techniques. [5]
Both these solutions require complex and very expensive
additional equipment. In this paper we present a tech-
nique of reproducible thinning of the sample (wet etch-
ing to 50µm) and lithographically aligning a backgate
with any existing topside features using a single sided
mask-aligner at all stages. Conventional ultrasonic ball
bonders can be used to contact gates on either side of
the sample. Additionally, the alignment can be veri-
fied and photographed using inexpensive infra-red (IR)
(wavelength 880/950nm) LEDs and a standard inspec-
tion microscope fitted with a digital camera. We have
used this technique to study a 2-dimensional hole gas at
an inverted GaAs/AlGaAs interface and independently
contacted electron-hole bilayers in a double quantum well
structure, however our technique can be easily adapted
for use with almost any other material. Other techniques
of fabricating lithographically patterned backgates (e.g.
EBASE: Epoxy Bond and Stop Etch)[6] exist - however
the utility of the technique presented here lies in the fact
that a commonly available single-sided mask aligner can
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be used at all stages.
The spatial variation of the bandstructure and the elec-
trochemical potential near an interface must be analysed
before attempting to change charge densities by backgat-
ing. We have used a self-consistent Poisson-Schro¨dinger-
current equation solver [7] to analyse the variation of
the Fermi-level under biasing and doping to estimate ac-
ceptable dopant densities without causing pinning of the
Fermi-level and undesirable hopping conduction. Wafers
were grown using these estimates as a guide and the
patterned backgating method described in the next sec-
tion was applied to fabricate independently contacted
electron-hole bilayer devices with narrow barriers of the
order of excitonic Bohr radius of GaAs (≈12 nm).
II. METHOD
In our design each chip contains a few crosshair shaped
alignment marks on the topside at the centre and near
the edges (see fig 1). The wafers are originally 500µm
thick. On completion of topside processing the chips are
mounted topside down on a thin glass slide with a trans-
parent wax (Crystalbond TM509 from SPI technologies)
The wax melts at around 130oC, is resistant to the acid
peroxide etch solution used, but would dissolve in acetone
if soaked for a few hours. Using a diamond tipped me-
chanical scriber, the (crosshair shaped) alignment mark
is then copied and extended onto the other side of the
glass slide. It is for this step that the transparency of
the wax is crucial. The fine groove (∼ 5µm width) made
on the glass are visible from both sides in regions not
covered by the chip. Thinning of the chip is then carried
out using an acid-peroxide (1:1:8 H2SO4: H2O : H2O2)
solution with 2000:1 Triton-X surfactant (5ml per 50ml
of etch solution). The solution is continuously agitated
with a magnetic stirrer during the process. After an es-
timated time the chips are taken out and the thicknesses
of the chips are measured with a step profilometer. The
2process is continued untill the chips are 50-60µm thick.
Lithography for the backgate layer is then done using the
extended grooves on the glass as alignment marks, and
a single sided mask aligner. The alignment can be veri-
fied before metallisation, using an inspection microscope
fitted with a digital camera. To view both sides of the
chip simultaneously we need radiation of a frequency to
which a GaAs wafer is transparent. This is very easily
provided by an infra-red LED (880/950nm) placed be-
low the microscope stage. Since the CCD sensors used
by all digital cameras have a finite sensitivity to IR, the
camera sees both surfaces of the chip simultaneously (see
fig1,2) The strength of the IR illumination from the bot-
tom and visible light from the top are adjusted to get a
picture with good clarity of both sides. After the back-
FIG. 1: (Color online) Top: Figure illustrates the process-
ing steps for doing backside lithography. Bottom left: typical
cross-section of a device before (a) and after (b) thinning to
<60 µm. Bottom right: Infra-red+visible composite photo-
graph of a processed device, taken using the method described
in the section, showing the alignment accuracy (better than
∼ 5µm) that can be obtained.
gate metallisation is done the individual devices can be
diced while the chips are still fixed on the glass. Finally a
long soak in acetone is used to dissolve away the Crystal-
bond wax. The individual devices are then mounted on
a piece of pre-patterned semi-insulating GaAs substrate.
This substrate has 20µm deep channels etched and met-
allised to match the contact pads on the backgate side of
the device. Once the thinned device is positioned on the
substrate, small drops of silver epoxy are placed on these
channels. The epoxy flows along the channels and con-
tacts the underside of the chip in specific places. Once
it is cured it provides electrical contact as well as me-
chanical support to the thinned device. Gold-wire bonds
can then be made to the contact pads on the topside and
to the the extensions of the backgates provided by the
conducting epoxy.
FIG. 2: (Color online) Mounting of sample for bonding to
backgates. Left: Alignment of the backgate with etched chan-
nels. Right: The etched channels for contacting the backgates
are about ∼ 20µm deep and would be filled with a small
amount of Silver-epoxy.
III. A SELF-CONSISTENT MODEL OF GATE
ACTION
Techniques for calculating the band-bending and
carrier densities in layered heterostructures are well
known. We review the procedure very briefly. Nor-
mally a self-consistent solution of Poisson’s equation and
the Schro¨dinger equation (for the envelop function) is
calculated[8]. Poisson’s equation relates the electrostatic
potential (φ(x)) to the total charge density ρ(x)
∇ǫ(x)∇φ(x) = −ρ(x) (1)
The envelope function (ψ) is determined by the
Schro¨dinger equation :
−
h¯2
2
d
dx
(
1
m∗
d
dx
)ψj(x) + V (x)ψj(x) = Eψj(x) (2)
Where V (x) = |e|φ(x) +∆Ec(x), the potential confin-
ing the electrons is the sum of the electrostatic potential
and the conduction band offset at the heterointerface.
ǫ(x) is the position dependent dielectric constant, Ej and
ψj are the subband energies and envelope functions that
solve equation 2. The charge density at each point is
given by the sum of the localised charge (N+D (x) on the
ionised donors (or acceptors) and the electron (hole) den-
sities (n(x)) in the conduction (valence) band. ED de-
notes the donor energy level.
3ρ(x) = |e|N+D (x)− |e|n(x) (3)
N+D (x) =
ND(x)
1 + 1
2
exp(
Ef−ED
kT )
(4)
n(x) =
∑
j
|ψj(x)|
2 m
∗
πh¯2
∫ ∞
Ej
dE
1 + exp
E−Ef
kT
(5)
As long as no bias voltages are applied externally, the
Fermi-level, Ef , must be constant throughout the de-
vice and is generally taken as the reference level. For a
complete solution, the differential equations require suit-
able boundary conditions. This may be provided by the
fact that Ef is generally pinned near the middle of the
bandgap at the GaAs surface.
However, to understand the behaviour of a structure with
external voltages applied between two points (e.g. be-
tween an ohmic and a gate or between two quantum
wells), a further condition is necessary. The external
voltage sets the Fermi-level difference between the two
points. A calculation of ρ(x), however requires that Ef
be known at every point. A third condition, in addition
to the two equations 1 & 2, is necessary, because we now
need to solve for three variables (ρ(x), ψ(x), Ef (x)) at
every point.
Thermodynamically, all net particle flows in a system can
be traced to a variation in the electrochemical potential
[9]. The Boltzmann transport equation yields an expres-
sion relating the net particle current (j) to Ef as
j = n(x)µ∇Ef (6)
In the relaxation time approximation µ is given by
µ =
e
4π3n
∫
d3kτevkvk
∂f0
∂E
(7)
The derivative peaks sharply giving maximum weight to
particles at the Fermi surface. It is easy to show that
if E(k) is spherically symmetric, then the expression re-
duces to the simple relation µ = eτ/m∗ at T = 0.
The set of equations (1-6) are used to model current
flow through FETs under biasing[10], here we show that
they can also be used to approximately model the band
structure under a voltage bias between the gate and the
ohmic contacts with intervening doped layers. In this
case the current would correspond (physically) to the
very small leakage current that flows between the gate
and the conducting channels. We are not concerned with
the exact magnitude of this current. However, this cur-
rent must be constant, in a 1-dimensional case. Thus
the variation of Ef would be slow in regions where the
product of nµ is large and most of the “potential drop”
would take place in regions where nµ is smaller as would
be expected in analogy with voltage drops across un-
equal resistances in series. The assignment of a mobility
to the carriers at each point can only be done approxi-
mately, using a mobility model, rather than an evalua-
tion of the relaxation time average, following equation 7.
A “mobility-model” is an empirical relationship between
the bulk-doping, electric field strength, temperature and
mobility. First proposed in the context of Silicon[11],
it has been adopted for use with various other semicon-
ductors. The use of an approximate bulk mobility may
seem unusual at first glance, however several other bulk
parameters- like dielectric constant, effective mass and
donor/acceptor ionisation energies are used in calculat-
ing the band-bending in heterostructure based devices.
Also, in regions where the error from the mobility term
may be the highest, it gets multiplied by a very small
carrier density, thus reducing the net effect of the error
on the calculation. It is also important to note that the
bulk semiconductor could be in a metallic or insulating
regime depending on the doping concentrations. No ef-
fort is made here to take into account the mechanisms be-
hind the conduction process, but an empirical relation is
utilised. Finally we show that the use of this approximate
procedure leads to correct predictions and describes ex-
perimentally observed temperature dependent behaviour
of gated structures correctly.
The specific mobility model[10, 11] used here (SIMBA)
assumes that
µn,E0(ND) = µn,min + µn,D/[1 + (ND/Nn,ref )
αn ] (8)
µn( ~E) = µn,E0/[1 + (µn,E0
| ~E|
νn,S
)κn ]1/κn (9)
νn,S = νn,0 − dn,V (T − T0) (10)
µn(T ) = µn(T/T0)
−γn (11)
The empirical parameters µn,min=1000 (32) cm
2V−1s−1
, µn,D = 7200 (400) cm
2V−1s−1, αn=0.55 (0.5), Nn,ref
= 6× 1016 (1.88× 1017) cm−3 κn = 4 (4), γ
n = 1 (2.1),
νn,0 = 1.5 × 10
7 (0.5 × 107) cms−1, dn,V = 1.5 × 10
4
(1.5× 104) cms−1K−1 and T0 = 300 (300) K. The values
within the braces denote the corresponding numbers for
p-type material.
We have used an academic version of the software
“nextnano3”[7] (developed at the Walter Schottky In-
stitute, Munich) for solving the Poisson-Schro¨dinger-
current equation self consistently.
A. Temperature dependence of gate action on a
simple HEMT
Using the equations stated in the previous section we
have calculated the carrier density at a heterointerface as
a function of the surface gate voltage at various tempera-
tures (see fig 3a). Usually the behaviour of a device with
4ohmics (source and drain contacts) and a gate needs to
be treated as a two-dimensional structure. We find that
a simplification can be used for our purposes that allows
us to model this as a one-dimensional problem. Fig 3a
shows the placement of an ohmic contact at one end of
the device and a surface gate on the other. The voltage
bias is then applied between these two. The simplifica-
tion has its limitations, but it still allows us to deduce
some important conclusions while designing wafers. Ex-
perimental data from Hirakawa et al, [12] on the tempera-
ture dependence of the gate action on a HEMT structure
shows certain features which a simple capacitor model of
a surface gate would not explain. The calculation cor-
rectly predicts the observed features (Fig 2 of ref[12]). In
particular we are able to explain the slight upward cur-
vature of the carrier-density vs gate-voltage trace at low
gate biases and high temperatures. The slight flatten-
ing of the traces at low temperatures is correctly repro-
duced. As far as we know, this feature of a simple gated
device has not been explained clearly before. Accord-
ing to these calculations there is some transfer of charge
to the impurity band as long as the impurity band (ED
below the conduction band in the doped AlGaAs) is in
contact with the electrochemical potential. As the neg-
ative bias on the gate is increased, the conduction band
and the impurity band are both pulled up and at one
point moves fully above the local electrochemical poten-
tial. If the doping is higher this point would shift to more
negative gate voltages. It is at this point that the gate
starts acting on the 2DEG and the variation of the car-
rier density is fully accounted for by the gate to 2DEG
capacitance. The transfer of charge into dopant states
requires that there be some residual hopping-conduction
in the impurity band [13]. This condition is not very
difficult to satisfy (without considering tunnelling from
surface states etc.), because the metal-insulator transi-
tion point in bulk-GaAs lies in the doping density range
of ∼ 1016 − 1017cm−3.
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FIG. 3: (Color online) Figure shows (a) modeling of the action
of a surface gate at different temperatures. The calculated
traces match data from Hirakawa et al[12], very closely
B. Maximum doping density in inverted structures
for backgate action
This procedure also allows us to estimate the maximum
doping density at which a surface gate (or a backgate)
would work. We use this to design an inverted hole gas
that may be gated from below in a thinned sample as
described in section II. An interesting observation that
emerges, is that for inverted structures the doping has
to be significantly less (compared to the structures de-
scribed in fig 3 for a gate to work. The reason for this is
that the distance of the dopants from the substrate in-
terface in most inverted structures is much greater than
the distance of the dopants from the surface in the “nor-
mal” structures. This causes the curvature of the bands,
around the doped regions, in inverted structures to be
much less and consequently, due to this “flatness” the
dopant band cannot move away from the local electro-
chemical potential unless the doping itself (hence the den-
sity of dopant states) is considerably reduced.
Fig 4 shows the (simulated) effect of a bias on de-
vices doping densities 1 × 1017cm−3, 8 × 1016cm−3,
5 × 1016cm−3. The gate begins to work around a dop-
ing density of 8× 1016cm−3 and when the hole density is
just below 2 × 1011cm−2. The position of the impurity
band with respect to the local electrochemical potential
is shown in fig4. Comparison with data from measured
devices show that the action of the backgate is linear in
devices with a starting density of 2× 1011cm−2 or lower,
as inferred from the calculations. However the doping
density at which this happens appears to be higher (in
measured devices) by nearly a factor of 2.
150 175 200 225 250 275 300
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
0.05
0.10
0.15
0 1 2 3 4 5 6
0.0
0.5
1.0
1.5
2.0
2.5
150 175 200 225 250 275 300
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
0.05
0.10
0.15
150 175 200 225 250 275 300
-0.25
-0.20
-0.15
-0.10
-0.05
0.00
0.05
0.10
0.15
GaAs 
 Well
(c)
 
 
E
ne
rg
y 
(e
V
)
z (nm)
AlGaAs
Dopant energy level
EA
(c)
(d)
 
 
p 
(1
x1
01
1 c
m
-2
)
Backgate voltage Vbg (V)
 Doping 5X1016cm-3
 Doping 8X1016cm-3 
 Doping 1X1017cm-3
(b)
(a)
 Valence band
 Fermi-level
(d)
 Valence band
 Fermi-level
 
 
E
ne
rg
y 
(e
V
)
z (nm)
Dopant energy level
EA
  40nm 
p-AlGaAs
  20nm
 spacer AlGaAs
  40nm 
p-AlGaAs
  20nm
 spacer
GaAs 
 Well
(b)
 
 
 Valence Band 
 Fermi-levelE
ne
rg
y 
(e
V
)
z (nm)
GaAs 
 Well
  20nm
 spacer
  40nm 
p-AlGaAs
AlGaAs
Dopant energy level
2DHG
EA
FIG. 4: (Color online) Positions of the dopant energy lev-
els and the electrochemical potential under biasing. Figures
(b),(c),(d) correspond to positions marked (b),(c),(d) with ar-
rows in fig (a) for the 8× 1016cm−3 doping.
5IV. FABRICATION OF AN INDEPENDENTLY
CONTACTED TUNABLE ELECTRON-HOLE
BILAYER
Interest in designing an electron-hole bilayer stems
from the fact that the attractive Coulomb interaction be-
tween electrons and holes spaced ∼20nm apart in GaAs
double quantum well (DQW) structures can give rise to
novel excitonic phases[14, 15, 20]. Excitons are bosonic
entities with a very low effective mass. A collection of
excitons with high enough density may be expected to
undergo a Bose-Einstein condensation at a much higher
temperature (as high as ∼ 1K), than a heavy inert gas or
alkali atom cloud, where condensation has been observed
at∼ 200µK at the highest. However, it is now well under-
stood that in DQW structures using the GaAs-AlGaAs
system the electrochemical potential of the electrons and
holes must differ by approximately 1.5V - the bandgap
of GaAs. If a very closely spaced 2DHG and 2DEG are
to be supported without any interlayer bias, a constant
electrochemical potential would have to cut the conduc-
tion band and the valence band within 15-20nm. The
necessary band bending would imply an electric field of
108V/m, which is far more than the breakdown field of
GaAs. However to bias a layer with respect to another
layer, one needs independent ohmic contacts to both
layers. Additionally the narrow interlayer barrier must
be able to withstand the bias with very little leakage.
Though excitonic phases in these structures have been
predicted many years back[15], but experimentally such
devices have proved extremely difficult to make. Even
with the present day developments of MBE techniques,
these devices appear to be on the borderline of feasi-
bility. However the possibility of excitons with infinite
lifetime, leading to phenomena like dipolar superfluidity,
BEC etc have led to quite a few experimental attempts in
recent years[16–19]. Here we apply the backgating tech-
nique presented in section I, to design a bilayer device in
which the two layers are independently contacted. The
two densities can be tuned independently, within limits,
by using a backgate and an interlayer voltage. Here we
present data from three devices.
In device A and B (see fig 5 for a schematic) an inverted
hole gas was created by modulation doping (Carbon in
AlGaAs) using the estimates presented in the previous
section. Device C was completely undoped and the hole
gas was created by biasing the backgate to attract holes
below the contacts. Considering the dielectric constant
of GaAs, ǫ/ǫ0 ≈ 12.8, a gate 50-60µm away from the
quantum well is expected to be able to change (either
deplete or induce) carrier densities by ≈ 6 × 1010cm−2
for every 50 volts of biasing. The measured changes in
the carrier densities were close to this expected number.
For example in the data from device A (see fig 6), the hole
density changes by ∆p ≈ 2 × 1011cm−2 for a backgate
bias of 150V. AuBe contacts alloyed at 500oC were used
to contact the 2DHG. In device C (fully undoped), the
backgate has two discontinous parts. The part below the
FIG. 5: (Color online) Generalised schematic of the electron-
hole devices. Certain details like the doping levels, width of
the quantum wells, width and composition of the barriers very
between devices. See table 1 for these details
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FIG. 6: (Color online) Action of backgate. Data from device
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device. The electron densities are shown for Vbg=0. The
change in the electron density with backgate voltage is very
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p-type contacts is biased negative to attract holes, the
part below the central region (which overlaps the 2DEG),
is usually biased positively to deplete excess holes. There
is a 20µm gap between the two gates (see fig 1). Contact
to the overlapping 2DEG was made by using a different
technique[16]. The top layer of the wafer consisted of
n+ InAs (8× 1018cm−3 Si doping). The surface states of
InAs have the unusual property of pinning the Fermi level
above the bottom of the conduction band and not at the
midgap like the surface states of GaAs. Thus any metal
deposited on a clean InAs surface would not see a barrier
for electron injection. It can be interpreted as a negative
6Schottky barrier and does not require any post deposition
annealing. Using a selective etch (dry conc. HCl) the
InAs is removed from all places except where contacts
to the electron layer are required. Since this contacting
process requires no annealing, the contact material does
not spike into the underlying semiconductor and is able
to form a low resistance shallow contact to the 2DEG,
without shorting to the 2DHG.
TABLE I: Summary of the three devices. All the three devices
have an approximately 1µm thick GaAs/AlGaAs superlattice
near the substrate.
device p-doping QW
width
barrier
matched
densities
possible
A
1.5× 1017cm−3
× 40nm
wafer ID
A4005
40nm
25nm
Al0.3Ga0.7As
No
B
5× 1016cm−3
× 40nm
wafer ID
A4170
20nm
15nm
Al0.9Ga0.1As
Yes
C
no doping
wafer ID
A4142
20nm
25nm
Al0.3Ga0.7As
Yes
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A typical variation of the electron and hole densities
with the interlayer bias (Veh) and the backgate bias (Vbg)
is shown in fig 6. The comparatively higher doping in this
device led to a higher hole density.
Comparing the electron and hole mobilities in the un-
doped device (C) at n = p = 7 × 1010cm−2 we find that
µe/µh=3.2. Assuming an effective mass ratio m
∗
h/m
∗
e ≈
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FIG. 8: (Color online) (a) & (b): Data from device C,
n=p=7 × 1010cm−2. The lowest panel (c) shows drag re-
sistivity measured by passing current through the hole layer
and measuring the voltage across the electron layer.
7.5, (appropriate for heavy holes at low densities) we find
that the transport scattering times τh/τe ≈ 2. This prob-
ably results from the doped surface contributing to scat-
tering in the electron layer more than it does to the hole
layer. In addition hole wavefunctions tend to be smaller
than electrons, leading to an overlap with a smaller num-
ber of background impurity sites. Both the 2DEG and
the 2DHG otherwise sees a similar background impurity
density. A comparison of the mobilities in device C at
n = p = 1.5 × 1011cm−2 gives µe/µh=4.6. Calculations
of Ehole vs k|| for the holes using ~k.~p method show no
significant non-parabolicity or mixing of light and heavy
holes at densities less than p = 2× 1011cm−2 for a 20nm
QW[21]. These calculations are not presented here but
we continue to assume a parabolic heavy hole band for
these estimates and find that τh > τe, though the differ-
ence appears to decrease at higher densities[22].
In these devices, we are also able to directly mea-
sure the interlayer interaction by the Coulomb drag
method[23]. These measurements have been performed
on some of the devices at temperatures down to 300mK
but have not yet shown unambigous signatures of an ex-
citonic phase. However regimes of stronger electron-hole
interaction can be achieved in these devices, by reducing
the densities and the barrier width further. It is expected
that these devices would prove useful in transport based
studies of bilayer excitonic phases.
7V. CONCLUSION
In conclusion, we have developed a method to achieve
the functionality of a double-sided mask aligner using a
much less expensive and more commonly available single-
sided aligner. We have used this technique in conjunction
with a numerical procedure to estimate the behaviour of
the electrochemical potential in doped and (back)gated
devices under biasing, to design an electron-hole bilayer
with independent contacts and a patterned backgate. In
these systems, the interlayer scattering rate between elec-
trons and holes is of considerable interest. The scattering
rate may show some very interesting characteristics at
low temperatures and densities. Our alignment method
and calculation procedure are however applicable to a
much wider variety of semiconductor devices.
VI. ACKNOWLEDGEMENTS
This work was funded by EPSRC, UK. IF would like to
thank Toshiba Research Europe Ltd. for financial sup-
port. MT acknowledges support from the Gates Cam-
bridge Trust.
[1] T.J. Gramilla, J.P.Eisenstein, A.H.MacDonald,
L.N.Pfeiffer and K.W. West, Physical Review Let-
ters 66,1216 (1991), N. Hill, et al., Physical Review
Letters 78, 2204 (1997)
[2] A. Kurobe,I. M. Castleton, E. H. Linfield, M. P.
Grimshaw, K. M. Brown, D.A. Ritchie, M.Pepper and
G.A.C. Jones , Physical Review B 50, 4889 (1994), H.
W. Jiang and E. Yablonovitch Physical Review B 64,
041307 (2001)
[3] R. Crook, A.C. Graham, C.G. Smith, I. Farrer, H.E.
Beere and D.A. Ritchie, Nature, 424, 751 (2003)
[4] A. Kawaharazuka, T. Saku, Y. Hirayama and Y.
Horikoshi, Journal of Applied Physics 87, 952 (2000)
[5] E.W. Linfield, G.A.C. Jones, D.A. Ritchie and J.H.
Thompson Semiconductor Science and Technology 8 415
(1993)
[6] M.V. Weckwerth, J.A. Simmons, N.E. Harff, M.E. Sher-
win, M.A. Blount, W.E. Baca, H.C. Chui, Superlattices
and Microstructures 20, 561 (1996)
[7] Nextanano3 device simulation package; see
http://www.nextnano.de
[8] F. Stern and W. E. Howard, Physical Review 163,
816 (1967). A calculation tool is available from
<http://www.nd.edu/ gsnider/>
[9] A. Marshak and C. Van Vliet, Journal of Applied Physics,
81, 10 (1997)
[10] Kidong Kim, Ohseob Kwon, Jihyun Seo and Taeyoung
Won, Japanese Journal of Applied Physics 43, No. 6B,
37843789 (2004)
[11] D. M. Caughey and R. E. Thomas, Proc IEEE 55, 2192
(1967)
[12] K. Hirakawa and H. Sakaki, em Physical Review B 33,
8291 (1986)
[13] N. F. Mott and W. D. Twose, Advanced Physics 10, 107
(1960)
[14] P. B. Littlewood and Xuejun Zhu, Physica Scripta T68,
56 ,(1996)
[15] Y. E. Yudson and V. I. Yudson, Soviet Physics J.E.T.P.
44, 389 (1976)
[16] J. A. Keogh, K. Das Gupta, H.E. Beere, D.A. Ritchie and
M. Pepper., Applied Physics Letters 87, 202104 (2005)
[17] J. A. Seamons, D. R. Tibett, J. L. Reno, and M. P. Lilly,
Applied Physics Letters 90, 052103 (2007)
[18] U. Sivan, P. M. Solomon and H Shtrikman, Physical Re-
view Letters 68, 1196 (1992)
[19] M. Pohlt, M. Lynass, J. G. S. Lok, W. Dietsche, K. v.
Klitzing, K. Eberl and R. Mu¨hle, Applied Physics Letters
80, 2105 (2002)
[20] G. Vignale and A. H. McDonald, Physical Review Letters
76, 2786 (1996)
[21] R. Winkler, Spin-Orbit Coupling Effects in Two-
Dimensional Electron and Hole Sysytems, Springer
Tracts in Modern Physics, Berlin (2003).
[22] During the preparation of this manuscript, we found that
a more detailed analysis of this point has been very
recently presented. C.P. Morath et al condmat arXiv
0803.1402
[23] M.B. Pogrebinsky, Soviet Phys. Semiconductors., 11, 372
(1977), P.J. Price, Physica 117B, 750 (1983)
